For the most recent entries see the Petri Nets Newsletter.

Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets.

Blume, Holger; von Sydow, Thorsten; Noll, Tobias G.

In: Andy D. Pimentel, Stamatis Vassiliadis (Eds.): Lecture Notes in Computer Science, Vol. 3133: Computer Systems: Architectures, Modeling, and Simulation: Third and Fourth International Workshops, SAMOS 2004, Samos, Greece, July 21-23, 2004 and July 19-21, 2004, pages 484-493. Springer-Verlag, 2004.

Abstract: Design space exploration (DSE) for heterogeneous Systems on Chip (SoCs) is a key issue as today's SoC complexity is steadily increasing. Methods for the estimation of implementation specific performance and cost features on all levels of design have to be developed. This contribution proposes an approach utilizing deterministic and stochastic Petri nets (DSPN) to analyze on-chip communication which is of increasing importance. In order to demonstrate the suitability of this approach the on-chip communication structure of two examples featuring typical SoC communication conflicts like competition for common communication resources have been studied. A modern heterogeneous DSP and a design example with an on-chip bus have been examined. The results show that sufficient modeling accuracy can be achieved with low modeling effort in terms of computation and implementation time.

Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography