Analysing superscalar processor architectures with coloured Petri nets.

For the most recent entries see the Petri Nets Newsletter.

Analysing superscalar processor architectures with coloured Petri nets.

Burns, F.P.; Koelmans, A.M.; Yakovlev, A.V.

In: International Journal on Software Tools for Technology Transfer, Vol. 2, No. 2: Special section on coloured Petri nets, pages 182-191. 1998. ISSN 1433-2779; available at http://sttt.cs.uni-dortmund.de/.

Abstract: We describe aspects of modelling a generic superscalar processor architecture using coloured Petri nets (CP-nets), for the purpose of analysis of its real-time properties, such as worst case execution time, for a block of instructions. The model can be simulated within the Design/CPN environment. The results of the simulation are displayed using a custom graphics tool written in the Tcl/Tk language.

Keywords: Coloured Petri nets - Superscalar processors - Modelling - Asynchronous processors - Real-time systems - Worst case execution time.

Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography