For the most recent entries see the Petri Nets Newsletter.

VHDL Generation from Hierarchical Petri Net Specifications of Parallel Controllers.

Fernandes, Joćo M.; Adamski, Marian; Proença, Alberto J.

In: IEE Proceedings: Computers and Digital Techniques, March 1997, pages 127-137. 1997.

Abstract: Parallel controllers can be best specified using a description with a formal support to validate structural and dynamic properties. Petri Nets (PN) can provide an adequate means to model and to animate parallel systems based on the control and data path approach, in a hierarchically structured way. A set of tools was developed to allow formal validation of parallel controllers, based on hierarchical PN-based specifications and to automatically generate RT-level VHDL code. An example of a VLSI chip design, the transputer link adaptor, shows the capabilities of this methodology and associated tools.

Keywords: Petri Nets; Digital Systems; Specification; VHDL.

Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography