For the most recent entries see the
Petri Nets Newsletter.
Keyword: asynchronous circuit design
Deriving signal transition graphs from behavioral Verilog HDL.
What is the cost of delay insensitivity?
Timing extensions of STG model and a method to simulate timed STG behavior in VHDL environment.
Do you need a refined search? Try our search engine
which allows complex field-based queries.
Back to the Petri Nets Bibliography