For the most recent entries see the
Petri Nets Newsletter
Keyword: logic synthesis
Logic Synthesis for Asynchronous Circuits Based on Petri Net Unfoldings and Incremental SAT.
POSET timing and its application to the synthesis and verification of gate-level timed circuits.
Do you need a refined search? Try our
which allows complex field-based queries.
Back to the Petri Nets Bibliography