For the most recent entries see the Petri Nets Newsletter.

Petri Net Modelling of VHDL Simulation Cycle for High Level Synthesis Purposes.

Mirkowski, J.; Bilinski, K.; Dagless, E.

In: SIG-VHDL Spring'96 Working Conference, pages 35-46. Shaker Verlag, May 1996.

Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography