For the most recent entries see the Petri Nets Newsletter.

Petri Net Based High Speed Programmable Controller by ASIC Memory.

Murakoshi, Hideki; Dohi, Yasunori

In: SICE'90. Proceedings of the 29th SICE Annual Conference, 1990, Tokyo, Japan; Vol. II, pages 697-700. Piscataway, NJ, USA: IEEE Service Center, 1990.

Abstract: An architecture of a high-speed programmable controller which executes the sequence control specified by a Petri net is proposed. Its distinctive feature is a function memory which can check a fireable transition in one memory cycle.Though this memory, called a fire unit, has a very long wordlength, it is easily implemented as ASIC memory. It makes it possible to check and fire one transition of the Petri net control in six memory cycles. This is more than 100 times faster than previous programmable controller systems, and it will realize much finer and faster control.

Keywords: net-based high-speed programmable controller; gate level logic; ASIC memory (in) VLSI (technology).

Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography