For the most recent entries see the Petri Nets Newsletter.

Petri Nets Modeling in Pipelined Microprocessor Design.

Zhang, Q.; Grünbacher, H.

In: Ajmone Marsan, M.: Lecture Notes in Computer Science, Vol. 691; Application and Theory of Petri Nets 1993, Proceedings 14th International Conference, Chicago, Illinois, USA, pages 582-591. Springer-Verlag, 1993.

Abstract: In this paper, we propose a Petri nets modeling approach to support the design of pipelined processors. During the design process from instruction set to register transfer level (RTL), Petri nets are well suited to organize designer's ideas, illustrate processor structures, and present pipeline activities graphically. Early simulation helps error detection and evolution of the design. We first introduce how a block diagram may be modeled in marked timed Petri nets. The dynamic behavior of the model is then studied. Many pipeline design problems are directly visible from the simulation results. Rules for the assignment of initial markings of Petri Nets for synchronous circuits are given. Mapping Petri Net models to RTL models is shown. A RISC-like microprocessor with 30 instructions is used as an example.

Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography