For the most recent entries see the Petri Nets Newsletter.

Analysis of performance limitations in multithreaded multiprocessor architectures.

Zuberek, W.M.

In: Proc. of 2nd International Conf. on Application of Concurrency to System Design 2001 (ICACSD 2001), Newcastle upon Tyne, UK, pages 43-52. IEEE Computer Society Press, June 2001.

Abstract: The performance of modern multiprocessor systems is increasingly limited by interconnection delays or long latencies of memory subsystems. Instruction--level multithreading is a technique to tolerate such long latencies by switching from one instruction thread to another and continuing instruction execution concurrently with the long--latency operations. Using timed Petri net models, the paper analyzes performance limitations introduces by different components of distributed--memory multithreaded multiprocessor systems. Simulation results are used to compare performance improvements obtained by replicating critical components of the system to those obtained using components with better performance characteristics.


Do you need a refined search? Try our search engine which allows complex field-based queries.

Back to the Petri Nets Bibliography