In: Microprocessing and Microprogramming, Vol. 23, No. 1-5, pages 185-190. 1988.
Abstract: A performance evaluation method for an inter-processor interrupt mechanism in a shared bus multi-microprocessor system is studied. In this mechanism, each processor has a message box to which other processors can write a message via a shared bus. Each message written into a processor's message box causes an interrupt. A generalized stochastic Petri net model is proposed for analyzing the mechanism's behavior.